src/video/fbcon/matrox_regs.h
author Edgar Simo <bobbens@gmail.com>
Sun, 06 Jul 2008 17:06:37 +0000
branchgsoc2008_force_feedback
changeset 2498 ab567bd667bf
parent 1895 c121d94672cb
permissions -rw-r--r--
Fixed various mistakes in the doxygen.
slouken@0
     1
slouken@0
     2
/*
slouken@0
     3
 * MGA Millennium (MGA2064W) functions
slouken@0
     4
 * MGA Mystique (MGA1064SG) functions
slouken@0
     5
 *
slouken@0
     6
 * Copyright 1996 The XFree86 Project, Inc.
slouken@0
     7
 *
slouken@0
     8
 * Authors
slouken@0
     9
 *		Dirk Hohndel
slouken@0
    10
 *			hohndel@XFree86.Org
slouken@0
    11
 *		David Dawes
slouken@0
    12
 *			dawes@XFree86.Org
slouken@0
    13
 * Contributors:
slouken@0
    14
 *		Guy DESBIEF, Aix-en-provence, France
slouken@0
    15
 *			g.desbief@aix.pacwan.net
slouken@0
    16
 *		MGA1064SG Mystique register file
slouken@0
    17
 */
slouken@1895
    18
slouken@0
    19
slouken@0
    20
#ifndef _MGA_REG_H_
slouken@0
    21
#define _MGA_REG_H_
slouken@0
    22
slouken@0
    23
#define	MGAREG_DWGCTL		0x1c00
slouken@0
    24
#define	MGAREG_MACCESS		0x1c04
slouken@0
    25
/* the following is a mystique only register */
slouken@0
    26
#define MGAREG_MCTLWTST		0x1c08
slouken@0
    27
#define	MGAREG_ZORG		0x1c0c
slouken@0
    28
slouken@0
    29
#define	MGAREG_PAT0		0x1c10
slouken@0
    30
#define	MGAREG_PAT1		0x1c14
slouken@0
    31
#define	MGAREG_PLNWT		0x1c1c
slouken@0
    32
slouken@0
    33
#define	MGAREG_BCOL		0x1c20
slouken@0
    34
#define	MGAREG_FCOL		0x1c24
slouken@0
    35
slouken@0
    36
#define	MGAREG_SRC0		0x1c30
slouken@0
    37
#define	MGAREG_SRC1		0x1c34
slouken@0
    38
#define	MGAREG_SRC2		0x1c38
slouken@0
    39
#define	MGAREG_SRC3		0x1c3c
slouken@0
    40
slouken@0
    41
#define	MGAREG_XYSTRT		0x1c40
slouken@0
    42
#define	MGAREG_XYEND		0x1c44
slouken@0
    43
slouken@0
    44
#define	MGAREG_SHIFT		0x1c50
slouken@0
    45
/* the following is a mystique only register */
slouken@0
    46
#define MGAREG_DMAPAD		0x1c54
slouken@0
    47
#define	MGAREG_SGN		0x1c58
slouken@0
    48
#define	MGAREG_LEN		0x1c5c
slouken@0
    49
slouken@0
    50
#define	MGAREG_AR0		0x1c60
slouken@0
    51
#define	MGAREG_AR1		0x1c64
slouken@0
    52
#define	MGAREG_AR2		0x1c68
slouken@0
    53
#define	MGAREG_AR3		0x1c6c
slouken@0
    54
#define	MGAREG_AR4		0x1c70
slouken@0
    55
#define	MGAREG_AR5		0x1c74
slouken@0
    56
#define	MGAREG_AR6		0x1c78
slouken@0
    57
slouken@0
    58
#define	MGAREG_CXBNDRY		0x1c80
slouken@0
    59
#define	MGAREG_FXBNDRY		0x1c84
slouken@0
    60
#define	MGAREG_YDSTLEN		0x1c88
slouken@0
    61
#define	MGAREG_PITCH		0x1c8c
slouken@0
    62
slouken@0
    63
#define	MGAREG_YDST		0x1c90
slouken@0
    64
#define	MGAREG_YDSTORG		0x1c94
slouken@0
    65
#define	MGAREG_YTOP		0x1c98
slouken@0
    66
#define	MGAREG_YBOT		0x1c9c
slouken@0
    67
slouken@0
    68
#define	MGAREG_CXLEFT		0x1ca0
slouken@0
    69
#define	MGAREG_CXRIGHT		0x1ca4
slouken@0
    70
#define	MGAREG_FXLEFT		0x1ca8
slouken@0
    71
#define	MGAREG_FXRIGHT		0x1cac
slouken@0
    72
slouken@0
    73
#define	MGAREG_XDST		0x1cb0
slouken@0
    74
slouken@0
    75
#define	MGAREG_DR0		0x1cc0
slouken@0
    76
#define	MGAREG_DR1		0x1cc4
slouken@0
    77
#define	MGAREG_DR2		0x1cc8
slouken@0
    78
#define	MGAREG_DR3		0x1ccc
slouken@0
    79
slouken@0
    80
#define	MGAREG_DR4		0x1cd0
slouken@0
    81
#define	MGAREG_DR5		0x1cd4
slouken@0
    82
#define	MGAREG_DR6		0x1cd8
slouken@0
    83
#define	MGAREG_DR7		0x1cdc
slouken@0
    84
slouken@0
    85
#define	MGAREG_DR8		0x1ce0
slouken@0
    86
#define	MGAREG_DR9		0x1ce4
slouken@0
    87
#define	MGAREG_DR10		0x1ce8
slouken@0
    88
#define	MGAREG_DR11		0x1cec
slouken@0
    89
slouken@0
    90
#define	MGAREG_DR12		0x1cf0
slouken@0
    91
#define	MGAREG_DR13		0x1cf4
slouken@0
    92
#define	MGAREG_DR14		0x1cf8
slouken@0
    93
#define	MGAREG_DR15		0x1cfc
slouken@0
    94
slouken@0
    95
#define MGAREG_SRCORG		0x2cb4
slouken@0
    96
#define MGAREG_DSTORG		0x2cb8
slouken@0
    97
slouken@0
    98
/* add or or this to one of the previous "power registers" to start
slouken@0
    99
   the drawing engine */
slouken@0
   100
slouken@0
   101
#define MGAREG_EXEC		0x0100
slouken@0
   102
slouken@0
   103
#define	MGAREG_FIFOSTATUS	0x1e10
slouken@0
   104
#define	MGAREG_STATUS		0x1e14
slouken@0
   105
#define	MGAREG_ICLEAR		0x1e18
slouken@0
   106
#define	MGAREG_IEN		0x1e1c
slouken@0
   107
slouken@0
   108
#define	MGAREG_VCOUNT		0x1e20
slouken@0
   109
slouken@0
   110
#define	MGAREG_Reset		0x1e40
slouken@0
   111
slouken@0
   112
#define	MGAREG_OPMODE		0x1e54
slouken@0
   113
slouken@0
   114
/* OPMODE register additives */
slouken@0
   115
slouken@0
   116
#define MGAOPM_DMA_GENERAL	(0x00 << 2)
slouken@0
   117
#define MGAOPM_DMA_BLIT		(0x01 << 2)
slouken@0
   118
#define MGAOPM_DMA_VECTOR	(0x10 << 2)
slouken@0
   119
slouken@0
   120
/* DWGCTL register additives */
slouken@0
   121
slouken@0
   122
/* Lines */
slouken@0
   123
slouken@0
   124
#define MGADWG_LINE_OPEN	0x00
slouken@0
   125
#define MGADWG_AUTOLINE_OPEN	0x01
slouken@0
   126
#define MGADWG_LINE_CLOSE	0x02
slouken@0
   127
#define MGADWG_AUTOLINE_CLOSE	0x03
slouken@0
   128
slouken@0
   129
/* Trapezoids */
slouken@0
   130
#define MGADWG_TRAP		0x04
slouken@0
   131
#define MGADWG_TEXTURE_TRAP	0x05
slouken@0
   132
slouken@0
   133
/* BitBlts */
slouken@0
   134
slouken@0
   135
#define MGADWG_BITBLT		0x08
slouken@0
   136
#define MGADWG_FBITBLT		0x0c
slouken@0
   137
#define MGADWG_ILOAD		0x09
slouken@0
   138
#define MGADWG_ILOAD_SCALE	0x0d
slouken@0
   139
#define MGADWG_ILOAD_FILTER	0x0f
slouken@0
   140
#define MGADWG_IDUMP		0x0a
slouken@0
   141
slouken@0
   142
/* atype access to WRAM */
slouken@0
   143
slouken@0
   144
#define MGADWG_RPL		( 0x00 << 4 )
slouken@0
   145
#define MGADWG_RSTR		( 0x01 << 4 )
slouken@0
   146
#define MGADWG_ZI		( 0x03 << 4 )
slouken@0
   147
#define MGADWG_BLK 		( 0x04 << 4 )
slouken@0
   148
#define MGADWG_I		( 0x07 << 4 )
slouken@0
   149
slouken@0
   150
/* specifies whether bit blits are linear or xy */
slouken@0
   151
#define MGADWG_LINEAR		( 0x01 << 7 )
slouken@0
   152
slouken@0
   153
/* z drawing mode. use MGADWG_NOZCMP for always */
slouken@0
   154
slouken@0
   155
#define MGADWG_NOZCMP		( 0x00 << 8 )
slouken@1895
   156
#define MGADWG_ZE		( 0x02 << 8 )
slouken@0
   157
#define MGADWG_ZNE		( 0x03 << 8 )
slouken@0
   158
#define MGADWG_ZLT		( 0x04 << 8 )
slouken@0
   159
#define MGADWG_ZLTE		( 0x05 << 8 )
slouken@0
   160
#define MGADWG_GT		( 0x06 << 8 )
slouken@0
   161
#define MGADWG_GTE		( 0x07 << 8 )
slouken@0
   162
slouken@0
   163
/* use this to force colour expansion circuitry to do its stuff */
slouken@0
   164
slouken@0
   165
#define MGADWG_SOLID		( 0x01 << 11 )
slouken@0
   166
slouken@0
   167
/* ar register at zero */
slouken@0
   168
slouken@0
   169
#define MGADWG_ARZERO		( 0x01 << 12 )
slouken@0
   170
slouken@0
   171
#define MGADWG_SGNZERO		( 0x01 << 13 )
slouken@0
   172
slouken@0
   173
#define MGADWG_SHIFTZERO	( 0x01 << 14 )
slouken@0
   174
slouken@0
   175
/* See table on 4-43 for bop ALU operations */
slouken@0
   176
slouken@0
   177
/* See table on 4-44 for translucidity masks */
slouken@0
   178
slouken@0
   179
#define MGADWG_BMONOLEF		( 0x00 << 25 )
slouken@0
   180
#define MGADWG_BMONOWF		( 0x04 << 25 )
slouken@0
   181
#define MGADWG_BPLAN		( 0x01 << 25 )
slouken@0
   182
slouken@0
   183
/* note that if bfcol is specified and you're doing a bitblt, it causes
slouken@0
   184
   a fbitblt to be performed, so check that you obey the fbitblt rules */
slouken@0
   185
slouken@0
   186
#define MGADWG_BFCOL   		( 0x02 << 25 )
slouken@0
   187
#define MGADWG_BUYUV		( 0x0e << 25 )
slouken@0
   188
#define MGADWG_BU32BGR		( 0x03 << 25 )
slouken@0
   189
#define MGADWG_BU32RGB		( 0x07 << 25 )
slouken@0
   190
#define MGADWG_BU24BGR		( 0x0b << 25 )
slouken@0
   191
#define MGADWG_BU24RGB		( 0x0f << 25 )
slouken@0
   192
slouken@1895
   193
#define MGADWG_REPLACE		0x000C0000      /* From Linux kernel sources */
slouken@0
   194
#define MGADWG_PATTERN		( 0x01 << 29 )
slouken@0
   195
#define MGADWG_TRANSC		( 0x01 << 30 )
slouken@0
   196
#define MGADWG_NOCLIP		( 0x01 << 31 )
slouken@0
   197
#define MGAREG_MISC_WRITE	0x3c2
slouken@0
   198
#define MGAREG_MISC_READ	0x3cc
slouken@0
   199
#define MGAREG_MISC_IOADSEL	(0x1 << 0)
slouken@0
   200
#define MGAREG_MISC_RAMMAPEN	(0x1 << 1)
slouken@0
   201
#define MGAREG_MISC_CLK_SEL_VGA25	(0x0 << 2)
slouken@0
   202
#define MGAREG_MISC_CLK_SEL_VGA28	(0x1 << 2)
slouken@0
   203
#define MGAREG_MISC_CLK_SEL_MGA_PIX	(0x2 << 2)
slouken@0
   204
#define MGAREG_MISC_CLK_SEL_MGA_MSK	(0x3 << 2)
slouken@0
   205
#define MGAREG_MISC_VIDEO_DIS	(0x1 << 4)
slouken@0
   206
#define MGAREG_MISC_HIGH_PG_SEL	(0x1 << 5)
slouken@1895
   207
slouken@0
   208
/* MMIO VGA registers */
slouken@0
   209
#define MGAREG_CRTC_INDEX	0x1fd4
slouken@0
   210
#define MGAREG_CRTC_DATA	0x1fd5
slouken@0
   211
#define MGAREG_CRTCEXT_INDEX	0x1fde
slouken@0
   212
#define MGAREG_CRTCEXT_DATA	0x1fdf
slouken@0
   213
slouken@0
   214
slouken@0
   215
/* MGA bits for registers PCI_OPTION_REG */
slouken@0
   216
#define MGA1064_OPT_SYS_CLK_PCI   		( 0x00 << 0 )
slouken@0
   217
#define MGA1064_OPT_SYS_CLK_PLL   		( 0x01 << 0 )
slouken@0
   218
#define MGA1064_OPT_SYS_CLK_EXT   		( 0x02 << 0 )
slouken@0
   219
#define MGA1064_OPT_SYS_CLK_MSK   		( 0x03 << 0 )
slouken@0
   220
slouken@0
   221
#define MGA1064_OPT_SYS_CLK_DIS   		( 0x01 << 2 )
slouken@0
   222
#define MGA1064_OPT_G_CLK_DIV_1   		( 0x01 << 3 )
slouken@0
   223
#define MGA1064_OPT_M_CLK_DIV_1   		( 0x01 << 4 )
slouken@0
   224
slouken@0
   225
#define MGA1064_OPT_SYS_PLL_PDN   		( 0x01 << 5 )
slouken@0
   226
#define MGA1064_OPT_VGA_ION   		( 0x01 << 8 )
slouken@0
   227
slouken@0
   228
/* MGA registers in PCI config space */
slouken@0
   229
#define PCI_MGA_INDEX		0x44
slouken@0
   230
#define PCI_MGA_DATA		0x48
slouken@0
   231
#define PCI_MGA_OPTION2		0x50
slouken@0
   232
#define PCI_MGA_OPTION3		0x54
slouken@0
   233
slouken@0
   234
#define RAMDAC_OFFSET		0x3c00
slouken@0
   235
slouken@0
   236
/* TVP3026 direct registers */
slouken@0
   237
slouken@0
   238
#define TVP3026_INDEX		0x00
slouken@0
   239
#define TVP3026_WADR_PAL	0x00
slouken@0
   240
#define TVP3026_COL_PAL		0x01
slouken@0
   241
#define TVP3026_PIX_RD_MSK	0x02
slouken@0
   242
#define TVP3026_RADR_PAL	0x03
slouken@0
   243
#define TVP3026_CUR_COL_ADDR	0x04
slouken@0
   244
#define TVP3026_CUR_COL_DATA	0x05
slouken@0
   245
#define TVP3026_DATA		0x0a
slouken@0
   246
#define TVP3026_CUR_RAM		0x0b
slouken@0
   247
#define TVP3026_CUR_XLOW	0x0c
slouken@0
   248
#define TVP3026_CUR_XHI		0x0d
slouken@0
   249
#define TVP3026_CUR_YLOW	0x0e
slouken@0
   250
#define TVP3026_CUR_YHI		0x0f
slouken@0
   251
slouken@0
   252
/* TVP3026 indirect registers */
slouken@0
   253
slouken@0
   254
#define TVP3026_SILICON_REV	0x01
slouken@0
   255
#define TVP3026_CURSOR_CTL	0x06
slouken@0
   256
#define TVP3026_LATCH_CTL	0x0f
slouken@0
   257
#define TVP3026_TRUE_COLOR_CTL	0x18
slouken@0
   258
#define TVP3026_MUX_CTL		0x19
slouken@0
   259
#define TVP3026_CLK_SEL		0x1a
slouken@0
   260
#define TVP3026_PAL_PAGE	0x1c
slouken@0
   261
#define TVP3026_GEN_CTL		0x1d
slouken@0
   262
#define TVP3026_MISC_CTL	0x1e
slouken@0
   263
#define TVP3026_GEN_IO_CTL	0x2a
slouken@0
   264
#define TVP3026_GEN_IO_DATA	0x2b
slouken@0
   265
#define TVP3026_PLL_ADDR	0x2c
slouken@0
   266
#define TVP3026_PIX_CLK_DATA	0x2d
slouken@0
   267
#define TVP3026_MEM_CLK_DATA	0x2e
slouken@0
   268
#define TVP3026_LOAD_CLK_DATA	0x2f
slouken@0
   269
#define TVP3026_KEY_RED_LOW	0x32
slouken@0
   270
#define TVP3026_KEY_RED_HI	0x33
slouken@0
   271
#define TVP3026_KEY_GREEN_LOW	0x34
slouken@0
   272
#define TVP3026_KEY_GREEN_HI	0x35
slouken@0
   273
#define TVP3026_KEY_BLUE_LOW	0x36
slouken@0
   274
#define TVP3026_KEY_BLUE_HI	0x37
slouken@0
   275
#define TVP3026_KEY_CTL		0x38
slouken@0
   276
#define TVP3026_MCLK_CTL	0x39
slouken@0
   277
#define TVP3026_SENSE_TEST	0x3a
slouken@0
   278
#define TVP3026_TEST_DATA	0x3b
slouken@0
   279
#define TVP3026_CRC_LSB		0x3c
slouken@0
   280
#define TVP3026_CRC_MSB		0x3d
slouken@0
   281
#define TVP3026_CRC_CTL		0x3e
slouken@0
   282
#define TVP3026_ID		0x3f
slouken@0
   283
#define TVP3026_RESET		0xff
slouken@0
   284
slouken@0
   285
slouken@0
   286
/* MGA1064 DAC Register file */
slouken@0
   287
/* MGA1064 direct registers */
slouken@0
   288
slouken@0
   289
#define MGA1064_INDEX		0x00
slouken@0
   290
#define MGA1064_WADR_PAL	0x00
slouken@0
   291
#define MGA1064_COL_PAL		0x01
slouken@0
   292
#define MGA1064_PIX_RD_MSK	0x02
slouken@0
   293
#define MGA1064_RADR_PAL	0x03
slouken@0
   294
#define MGA1064_DATA		0x0a
slouken@0
   295
slouken@0
   296
#define MGA1064_CUR_XLOW	0x0c
slouken@0
   297
#define MGA1064_CUR_XHI		0x0d
slouken@0
   298
#define MGA1064_CUR_YLOW	0x0e
slouken@0
   299
#define MGA1064_CUR_YHI		0x0f
slouken@0
   300
slouken@0
   301
/* MGA1064 indirect registers */
slouken@0
   302
#define MGA1064_CURSOR_BASE_ADR_LOW	0x04
slouken@0
   303
#define MGA1064_CURSOR_BASE_ADR_HI	0x05
slouken@0
   304
#define MGA1064_CURSOR_CTL	0x06
slouken@0
   305
#define MGA1064_CURSOR_COL0_RED	0x08
slouken@0
   306
#define MGA1064_CURSOR_COL0_GREEN	0x09
slouken@0
   307
#define MGA1064_CURSOR_COL0_BLUE	0x0a
slouken@0
   308
slouken@0
   309
#define MGA1064_CURSOR_COL1_RED	0x0c
slouken@0
   310
#define MGA1064_CURSOR_COL1_GREEN	0x0d
slouken@0
   311
#define MGA1064_CURSOR_COL1_BLUE	0x0e
slouken@0
   312
slouken@0
   313
#define MGA1064_CURSOR_COL2_RED	0x010
slouken@0
   314
#define MGA1064_CURSOR_COL2_GREEN	0x011
slouken@0
   315
#define MGA1064_CURSOR_COL2_BLUE	0x012
slouken@0
   316
slouken@0
   317
#define MGA1064_VREF_CTL	0x018
slouken@0
   318
slouken@0
   319
#define MGA1064_MUL_CTL		0x19
slouken@0
   320
#define MGA1064_MUL_CTL_8bits		0x0
slouken@0
   321
#define MGA1064_MUL_CTL_15bits		0x01
slouken@0
   322
#define MGA1064_MUL_CTL_16bits		0x02
slouken@0
   323
#define MGA1064_MUL_CTL_24bits		0x03
slouken@0
   324
#define MGA1064_MUL_CTL_32bits		0x04
slouken@0
   325
#define MGA1064_MUL_CTL_2G8V16bits		0x05
slouken@0
   326
#define MGA1064_MUL_CTL_G16V16bits		0x06
slouken@0
   327
#define MGA1064_MUL_CTL_32_24bits		0x07
slouken@0
   328
slouken@0
   329
#define MGAGDAC_XVREFCTRL		0x18
slouken@0
   330
#define MGA1064_PIX_CLK_CTL		0x1a
slouken@0
   331
#define MGA1064_PIX_CLK_CTL_CLK_DIS   		( 0x01 << 2 )
slouken@0
   332
#define MGA1064_PIX_CLK_CTL_CLK_POW_DOWN   	( 0x01 << 3 )
slouken@0
   333
#define MGA1064_PIX_CLK_CTL_SEL_PCI   		( 0x00 << 0 )
slouken@0
   334
#define MGA1064_PIX_CLK_CTL_SEL_PLL   		( 0x01 << 0 )
slouken@0
   335
#define MGA1064_PIX_CLK_CTL_SEL_EXT   		( 0x02 << 0 )
slouken@0
   336
#define MGA1064_PIX_CLK_CTL_SEL_MSK   		( 0x03 << 0 )
slouken@0
   337
slouken@0
   338
#define MGA1064_GEN_CTL		0x1d
slouken@0
   339
#define MGA1064_MISC_CTL	0x1e
slouken@0
   340
#define MGA1064_MISC_CTL_DAC_POW_DN   		( 0x01 << 0 )
slouken@0
   341
#define MGA1064_MISC_CTL_VGA   		( 0x01 << 1 )
slouken@0
   342
#define MGA1064_MISC_CTL_DIS_CON   		( 0x03 << 1 )
slouken@0
   343
#define MGA1064_MISC_CTL_MAFC   		( 0x02 << 1 )
slouken@0
   344
#define MGA1064_MISC_CTL_VGA8   		( 0x01 << 3 )
slouken@0
   345
#define MGA1064_MISC_CTL_DAC_RAM_CS   		( 0x01 << 4 )
slouken@0
   346
slouken@0
   347
#define MGA1064_GEN_IO_CTL	0x2a
slouken@0
   348
#define MGA1064_GEN_IO_DATA	0x2b
slouken@0
   349
#define MGA1064_SYS_PLL_M	0x2c
slouken@0
   350
#define MGA1064_SYS_PLL_N	0x2d
slouken@0
   351
#define MGA1064_SYS_PLL_P	0x2e
slouken@0
   352
#define MGA1064_SYS_PLL_STAT	0x2f
slouken@0
   353
#define MGA1064_ZOOM_CTL	0x38
slouken@0
   354
#define MGA1064_SENSE_TST	0x3a
slouken@0
   355
slouken@0
   356
#define MGA1064_CRC_LSB		0x3c
slouken@0
   357
#define MGA1064_CRC_MSB		0x3d
slouken@0
   358
#define MGA1064_CRC_CTL		0x3e
slouken@0
   359
#define MGA1064_COL_KEY_MSK_LSB		0x40
slouken@0
   360
#define MGA1064_COL_KEY_MSK_MSB		0x41
slouken@0
   361
#define MGA1064_COL_KEY_LSB		0x42
slouken@0
   362
#define MGA1064_COL_KEY_MSB		0x43
slouken@0
   363
#define MGA1064_PIX_PLLA_M	0x44
slouken@0
   364
#define MGA1064_PIX_PLLA_N	0x45
slouken@0
   365
#define MGA1064_PIX_PLLA_P	0x46
slouken@0
   366
#define MGA1064_PIX_PLLB_M	0x48
slouken@0
   367
#define MGA1064_PIX_PLLB_N	0x49
slouken@0
   368
#define MGA1064_PIX_PLLB_P	0x4a
slouken@0
   369
#define MGA1064_PIX_PLLC_M	0x4c
slouken@0
   370
#define MGA1064_PIX_PLLC_N	0x4d
slouken@0
   371
#define MGA1064_PIX_PLLC_P	0x4e
slouken@0
   372
slouken@0
   373
#define MGA1064_PIX_PLL_STAT	0x4f
slouken@0
   374
slouken@0
   375
#endif
slouken@1895
   376
/* vi: set ts=4 sw=4 expandtab: */