This repository has been archived by the owner on Feb 11, 2021. It is now read-only.
/
SDL_cpuinfo.c
509 lines (474 loc) · 15.1 KB
1
2
/*
SDL - Simple DirectMedia Layer
3
Copyright (C) 1997-2009 Sam Lantinga
4
5
This library is free software; you can redistribute it and/or
6
modify it under the terms of the GNU Lesser General Public
7
License as published by the Free Software Foundation; either
8
version 2.1 of the License, or (at your option) any later version.
9
10
11
12
This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13
Lesser General Public License for more details.
14
15
16
17
You should have received a copy of the GNU Lesser General Public
License along with this library; if not, write to the Free Software
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
18
19
20
21
Sam Lantinga
slouken@libsdl.org
*/
22
#include "SDL_config.h"
23
24
25
/* CPU feature detection for SDL */
26
27
#include "SDL_cpuinfo.h"
28
#if defined(__MACOSX__) && (defined(__ppc__) || defined(__ppc64__))
29
#include <sys/sysctl.h> /* For AltiVec check */
30
31
32
#elif SDL_ALTIVEC_BLITTERS && HAVE_SETJMP
#include <signal.h>
#include <setjmp.h>
33
34
#endif
35
36
#define CPU_HAS_RDTSC 0x00000001
#define CPU_HAS_MMX 0x00000002
37
38
39
40
41
42
#define CPU_HAS_MMXEXT 0x00000004
#define CPU_HAS_3DNOW 0x00000010
#define CPU_HAS_3DNOWEXT 0x00000020
#define CPU_HAS_SSE 0x00000040
#define CPU_HAS_SSE2 0x00000080
#define CPU_HAS_ALTIVEC 0x00000100
43
44
#if SDL_ALTIVEC_BLITTERS && HAVE_SETJMP && !__MACOSX__
45
46
47
48
/* This is the brute force way of detecting instruction sets...
the idea is borrowed from the libmpeg2 library - thanks!
*/
static jmp_buf jmpbuf;
49
50
static void
illegal_instruction(int sig)
51
{
52
longjmp(jmpbuf, 1);
53
}
54
#endif /* HAVE_SETJMP */
55
56
57
static __inline__ int
CPU_haveCPUID(void)
58
{
59
60
int has_CPUID = 0;
/* *INDENT-OFF* */
61
62
63
64
65
66
67
68
69
70
71
72
73
74
#if defined(__GNUC__) && defined(i386)
__asm__ (
" pushfl # Get original EFLAGS \n"
" popl %%eax \n"
" movl %%eax,%%ecx \n"
" xorl $0x200000,%%eax # Flip ID bit in EFLAGS \n"
" pushl %%eax # Save new EFLAGS value on stack \n"
" popfl # Replace current EFLAGS value \n"
" pushfl # Get new EFLAGS \n"
" popl %%eax # Store new EFLAGS in EAX \n"
" xorl %%ecx,%%eax # Can not toggle ID bit, \n"
" jz 1f # Processor=80486 \n"
" movl $1,%0 # We have CPUID support \n"
"1: \n"
75
: "=m" (has_CPUID)
76
77
78
:
: "%eax", "%ecx"
);
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
#elif defined(__GNUC__) && defined(__x86_64__)
/* Technically, if this is being compiled under __x86_64__ then it has
CPUid by definition. But it's nice to be able to prove it. :) */
__asm__ (
" pushfq # Get original EFLAGS \n"
" popq %%rax \n"
" movq %%rax,%%rcx \n"
" xorl $0x200000,%%eax # Flip ID bit in EFLAGS \n"
" pushq %%rax # Save new EFLAGS value on stack \n"
" popfq # Replace current EFLAGS value \n"
" pushfq # Get new EFLAGS \n"
" popq %%rax # Store new EFLAGS in EAX \n"
" xorl %%ecx,%%eax # Can not toggle ID bit, \n"
" jz 1f # Processor=80486 \n"
" movl $1,%0 # We have CPUID support \n"
"1: \n"
: "=m" (has_CPUID)
:
: "%rax", "%rcx"
);
99
#elif (defined(_MSC_VER) && defined(_M_IX86)) || defined(__WATCOMC__)
100
__asm {
101
102
103
104
105
106
107
108
109
110
111
112
113
pushfd ; Get original EFLAGS
pop eax
mov ecx, eax
xor eax, 200000h ; Flip ID bit in EFLAGS
push eax ; Save new EFLAGS value on stack
popfd ; Replace current EFLAGS value
pushfd ; Get new EFLAGS
pop eax ; Store new EFLAGS in EAX
xor eax, ecx ; Can not toggle ID bit,
jz done ; Processor=80486
mov has_CPUID,1 ; We have CPUID support
done:
}
114
#elif defined(__sun) && defined(__i386)
115
__asm (
116
" pushfl \n"
117
118
119
120
121
122
123
124
125
126
" popl %eax \n"
" movl %eax,%ecx \n"
" xorl $0x200000,%eax \n"
" pushl %eax \n"
" popfl \n"
" pushfl \n"
" popl %eax \n"
" xorl %ecx,%eax \n"
" jz 1f \n"
" movl $1,-8(%ebp) \n"
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
"1: \n"
);
#elif defined(__sun) && defined(__amd64)
__asm (
" pushfq \n"
" popq %rax \n"
" movq %rax,%rcx \n"
" xorl $0x200000,%eax \n"
" pushq %rax \n"
" popfq \n"
" pushfq \n"
" popq %rax \n"
" xorl %ecx,%eax \n"
" jz 1f \n"
" movl $1,-8(%rbp) \n"
"1: \n"
);
144
#endif
145
146
/* *INDENT-ON* */
return has_CPUID;
147
148
}
149
150
static __inline__ int
CPU_getCPUIDFeatures(void)
151
{
152
153
int features = 0;
/* *INDENT-OFF* */
154
#if defined(__GNUC__) && defined(i386)
155
__asm__ (
156
" pushl %%ebx\n"
157
158
159
160
161
162
163
164
165
" xorl %%eax,%%eax # Set up for CPUID instruction \n"
" cpuid # Get and save vendor ID \n"
" cmpl $1,%%eax # Make sure 1 is valid input for CPUID\n"
" jl 1f # We dont have the CPUID instruction\n"
" xorl %%eax,%%eax \n"
" incl %%eax \n"
" cpuid # Get family/model/stepping/features\n"
" movl %%edx,%0 \n"
"1: \n"
166
" popl %%ebx\n"
167
: "=m" (features)
168
:
169
: "%eax", "%ecx", "%edx"
170
);
171
172
173
#elif defined(__GNUC__) && defined(__x86_64__)
__asm__ (
" xorl %%eax,%%eax # Set up for CPUID instruction \n"
174
" pushq %%rbx\n"
175
" cpuid # Get and save vendor ID \n"
176
" popq %%rbx\n"
177
178
179
180
" cmpl $1,%%eax # Make sure 1 is valid input for CPUID\n"
" jl 1f # We dont have the CPUID instruction\n"
" xorl %%eax,%%eax \n"
" incl %%eax \n"
181
" pushq %%rbx\n"
182
" cpuid # Get family/model/stepping/features\n"
183
" popq %%rbx\n"
184
185
186
187
" movl %%edx,%0 \n"
"1: \n"
: "=m" (features)
:
188
: "%rax", "%rcx", "%rdx"
189
);
190
#elif (defined(_MSC_VER) && defined(_M_IX86)) || defined(__WATCOMC__)
191
__asm {
192
193
194
195
196
197
198
199
200
201
xor eax, eax ; Set up for CPUID instruction
cpuid ; Get and save vendor ID
cmp eax, 1 ; Make sure 1 is valid input for CPUID
jl done ; We dont have the CPUID instruction
xor eax, eax
inc eax
cpuid ; Get family/model/stepping/features
mov features, edx
done:
}
202
#elif defined(__sun) && (defined(__i386) || defined(__amd64))
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
__asm(
" movl %ebx,%edi\n"
" xorl %eax,%eax \n"
" cpuid \n"
" cmpl $1,%eax \n"
" jl 1f \n"
" xorl %eax,%eax \n"
" incl %eax \n"
" cpuid \n"
#ifdef __i386
" movl %edx,-8(%ebp) \n"
#else
" movl %edx,-8(%rbp) \n"
#endif
"1: \n"
" movl %edi,%ebx\n" );
219
#endif
220
221
/* *INDENT-ON* */
return features;
222
223
}
224
225
static __inline__ int
CPU_getCPUIDFeaturesExt(void)
226
{
227
228
int features = 0;
/* *INDENT-OFF* */
229
#if defined(__GNUC__) && defined(i386)
230
__asm__ (
231
" pushl %%ebx\n"
232
233
234
" movl $0x80000000,%%eax # Query for extended functions \n"
" cpuid # Get extended function limit \n"
" cmpl $0x80000001,%%eax \n"
235
" jl 1f # Nope, we dont have function 800000001h\n"
236
237
" movl $0x80000001,%%eax # Setup extended function 800000001h\n"
" cpuid # and get the information \n"
238
" movl %%edx,%0 \n"
239
"1: \n"
240
" popl %%ebx\n"
241
: "=m" (features)
242
:
243
: "%eax", "%ecx", "%edx"
244
);
245
246
247
#elif defined(__GNUC__) && defined (__x86_64__)
__asm__ (
" movl $0x80000000,%%eax # Query for extended functions \n"
248
" pushq %%rbx\n"
249
" cpuid # Get extended function limit \n"
250
" popq %%rbx\n"
251
252
253
" cmpl $0x80000001,%%eax \n"
" jl 1f # Nope, we dont have function 800000001h\n"
" movl $0x80000001,%%eax # Setup extended function 800000001h\n"
254
" pushq %%rbx\n"
255
" cpuid # and get the information \n"
256
" popq %%rbx\n"
257
258
259
260
" movl %%edx,%0 \n"
"1: \n"
: "=m" (features)
:
261
: "%rax", "%rcx", "%rdx"
262
);
263
#elif (defined(_MSC_VER) && defined(_M_IX86)) || defined(__WATCOMC__)
264
__asm {
265
266
267
mov eax,80000000h ; Query for extended functions
cpuid ; Get extended function limit
cmp eax,80000001h
268
jl done ; Nope, we dont have function 800000001h
269
270
mov eax,80000001h ; Setup extended function 800000001h
cpuid ; and get the information
271
mov features,edx
272
273
done:
}
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
#elif defined(__sun) && ( defined(__i386) || defined(__amd64) )
__asm (
" movl %ebx,%edi\n"
" movl $0x80000000,%eax \n"
" cpuid \n"
" cmpl $0x80000001,%eax \n"
" jl 1f \n"
" movl $0x80000001,%eax \n"
" cpuid \n"
#ifdef __i386
" movl %edx,-8(%ebp) \n"
#else
" movl %edx,-8(%rbp) \n"
#endif
"1: \n"
" movl %edi,%ebx\n"
);
291
#endif
292
293
/* *INDENT-ON* */
return features;
294
295
}
296
297
static __inline__ int
CPU_haveRDTSC(void)
298
{
299
300
301
302
if (CPU_haveCPUID()) {
return (CPU_getCPUIDFeatures() & 0x00000010);
}
return 0;
303
304
}
305
306
static __inline__ int
CPU_haveMMX(void)
307
{
308
309
310
311
if (CPU_haveCPUID()) {
return (CPU_getCPUIDFeatures() & 0x00800000);
}
return 0;
312
313
}
314
315
static __inline__ int
CPU_haveMMXExt(void)
316
{
317
318
319
320
if (CPU_haveCPUID()) {
return (CPU_getCPUIDFeaturesExt() & 0x00400000);
}
return 0;
321
322
}
323
324
static __inline__ int
CPU_have3DNow(void)
325
{
326
327
328
329
if (CPU_haveCPUID()) {
return (CPU_getCPUIDFeaturesExt() & 0x80000000);
}
return 0;
330
331
}
332
333
static __inline__ int
CPU_have3DNowExt(void)
334
{
335
336
337
338
if (CPU_haveCPUID()) {
return (CPU_getCPUIDFeaturesExt() & 0x40000000);
}
return 0;
339
340
}
341
342
static __inline__ int
CPU_haveSSE(void)
343
{
344
345
346
347
if (CPU_haveCPUID()) {
return (CPU_getCPUIDFeatures() & 0x02000000);
}
return 0;
348
}
349
350
351
static __inline__ int
CPU_haveSSE2(void)
352
{
353
354
355
356
if (CPU_haveCPUID()) {
return (CPU_getCPUIDFeatures() & 0x04000000);
}
return 0;
357
358
}
359
360
static __inline__ int
CPU_haveAltiVec(void)
361
{
362
volatile int altivec = 0;
363
#if defined(__MACOSX__) && (defined(__ppc__) || defined(__ppc64__))
364
365
366
367
368
369
int selectors[2] = { CTL_HW, HW_VECTORUNIT };
int hasVectorUnit = 0;
size_t length = sizeof(hasVectorUnit);
int error = sysctl(selectors, 2, &hasVectorUnit, &length, NULL, 0);
if (0 == error)
altivec = (hasVectorUnit != 0);
370
#elif SDL_ALTIVEC_BLITTERS && HAVE_SETJMP
371
372
373
374
375
376
377
void (*handler) (int sig);
handler = signal(SIGILL, illegal_instruction);
if (setjmp(jmpbuf) == 0) {
asm volatile ("mtspr 256, %0\n\t" "vand %%v0, %%v0, %%v0"::"r" (-1));
altivec = 1;
}
signal(SIGILL, handler);
378
#endif
379
return altivec;
380
381
}
382
383
static Uint32 SDL_CPUFeatures = 0xFFFFFFFF;
384
385
static Uint32
SDL_GetCPUFeatures(void)
386
{
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
if (SDL_CPUFeatures == 0xFFFFFFFF) {
SDL_CPUFeatures = 0;
if (CPU_haveRDTSC()) {
SDL_CPUFeatures |= CPU_HAS_RDTSC;
}
if (CPU_haveMMX()) {
SDL_CPUFeatures |= CPU_HAS_MMX;
}
if (CPU_haveMMXExt()) {
SDL_CPUFeatures |= CPU_HAS_MMXEXT;
}
if (CPU_have3DNow()) {
SDL_CPUFeatures |= CPU_HAS_3DNOW;
}
if (CPU_have3DNowExt()) {
SDL_CPUFeatures |= CPU_HAS_3DNOWEXT;
}
if (CPU_haveSSE()) {
SDL_CPUFeatures |= CPU_HAS_SSE;
}
if (CPU_haveSSE2()) {
SDL_CPUFeatures |= CPU_HAS_SSE2;
}
if (CPU_haveAltiVec()) {
SDL_CPUFeatures |= CPU_HAS_ALTIVEC;
}
}
return SDL_CPUFeatures;
415
416
}
417
418
SDL_bool
SDL_HasRDTSC(void)
419
{
420
421
422
423
if (SDL_GetCPUFeatures() & CPU_HAS_RDTSC) {
return SDL_TRUE;
}
return SDL_FALSE;
424
425
}
426
427
SDL_bool
SDL_HasMMX(void)
428
{
429
430
431
432
if (SDL_GetCPUFeatures() & CPU_HAS_MMX) {
return SDL_TRUE;
}
return SDL_FALSE;
433
434
}
435
436
SDL_bool
SDL_HasMMXExt(void)
437
{
438
439
440
441
if (SDL_GetCPUFeatures() & CPU_HAS_MMXEXT) {
return SDL_TRUE;
}
return SDL_FALSE;
442
443
}
444
445
SDL_bool
SDL_Has3DNow(void)
446
{
447
448
449
450
if (SDL_GetCPUFeatures() & CPU_HAS_3DNOW) {
return SDL_TRUE;
}
return SDL_FALSE;
451
452
}
453
454
SDL_bool
SDL_Has3DNowExt(void)
455
{
456
457
458
459
if (SDL_GetCPUFeatures() & CPU_HAS_3DNOWEXT) {
return SDL_TRUE;
}
return SDL_FALSE;
460
461
}
462
463
SDL_bool
SDL_HasSSE(void)
464
{
465
466
467
468
if (SDL_GetCPUFeatures() & CPU_HAS_SSE) {
return SDL_TRUE;
}
return SDL_FALSE;
469
470
}
471
472
SDL_bool
SDL_HasSSE2(void)
473
{
474
475
476
477
if (SDL_GetCPUFeatures() & CPU_HAS_SSE2) {
return SDL_TRUE;
}
return SDL_FALSE;
478
479
}
480
481
SDL_bool
SDL_HasAltiVec(void)
482
{
483
484
485
486
if (SDL_GetCPUFeatures() & CPU_HAS_ALTIVEC) {
return SDL_TRUE;
}
return SDL_FALSE;
487
488
}
489
490
491
492
#ifdef TEST_MAIN
#include <stdio.h>
493
494
int
main()
495
{
496
497
498
499
500
501
502
503
504
printf("RDTSC: %d\n", SDL_HasRDTSC());
printf("MMX: %d\n", SDL_HasMMX());
printf("MMXExt: %d\n", SDL_HasMMXExt());
printf("3DNow: %d\n", SDL_Has3DNow());
printf("3DNowExt: %d\n", SDL_Has3DNowExt());
printf("SSE: %d\n", SDL_HasSSE());
printf("SSE2: %d\n", SDL_HasSSE2());
printf("AltiVec: %d\n", SDL_HasAltiVec());
return 0;
505
506
507
}
#endif /* TEST_MAIN */
508
509
/* vi: set ts=4 sw=4 expandtab: */